

**Department of Electrical and Computer Engineering  
University of Wisconsin–Madison**

**ECE 553: Testing and Testable Design of Digital Systems  
Fall 2009**

MATERIAL ON RESERVE IN THE WENDT LIBRARY

INSTRUCTOR

Name: Kewal K. Saluja  
Office: 4611 Engineering, 262-6490, saluja@engr.wisc.edu

- [1] M. Abramovici, M. A. Breuer, and A. D. Friedman, *Digital Systems Testing and Testable Design*. IEEE Press (Computer Science Press, W. H. Freeman and Company), 1990.
- [2] M. L. Bushnell and V. D. Agrawal, *Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits*. Kluwer Academic Publishers, 2000.
- [3] C. Maunder, *The Board Designers Guide to Testable Logic Circuits*. Addison Wesley, 1991.
- [4] H. Fujiwara, *Logic Testing and Design for Testability*. MIT Press, 1985.
- [5] A. Miczo, *Digital Logic Testing and Simulation*. Harper & Row, 1986.
- [6] A. Miczo, *Digital Logic Testing and Simulation*. Wiley Interscience, second edition ed., 2003.
- [7] N. K. Jha and S. Gupta, *Testing of Digital Systems*. Cambridge University Press, 2003.
- [8] A. J. van de Goor, *Testing Semiconductor Memories*. John Wiley & Sons (Chichester, UK), 1990.
- [9] L.-T. Wang, C.-W. Wu, and X. Wen, eds., *VLSI Test Principles and Architectures*. Elsevier Morgan Kaufmann, 2006.