

Department of Electrical and Computer Engineering
University of Wisconsin–Madison

ECE 553: Testing and Testable Design of Digital Systems
Fall 2011

ASSIGNMENT #2

Date Tuesday, September 27, 2011

Due date Thursday, October 6, 2011

1. (10 points) Compute the total number of stuck-at (single and multiple) faults for a logic in figure 1. For the circuit of Figure 1, we have

$$\begin{aligned}\text{Number of fault sites} &= \text{PIs} + \text{gates} + \text{fanout branches} \\ &= 15\end{aligned}$$

Therefore,

$$\begin{aligned}\text{Number of single faults} &= 15 \times 2 \\ &= 30\end{aligned}$$


$$\begin{aligned}\text{Number of single and multiple faults} &= 3^{\text{number of fault sites}} - 1 \\ &= 3^{15} - 1 = 14348906\end{aligned}$$

The circuit has 14348906 single and multiple stuck-at faults.

$$\begin{aligned}\text{Total number of transistors} &= 6 \times 2 + 4 \times 3 + 2 \\ &= 26\end{aligned}$$

2. (Bushnell and Agrawal) Problem 4.5 (a) A two-input NAND gate is shown in the above figure. The following table gives tests for transistor stuck-open (sop) faults:

Test No.	Fault	Test: Vector 1, Vector 2
1	P1 sop	11, 01
2	P2 sop	11, 10
3	N1 sop	01, 11 or 10, 11 or 00, 11
4	N2 sop	01, 11 or 10, 11 or 00, 11



Circuit for Problem 4.5.

Notice that the sop faults of N1 and N2 have exactly the same tests. These two faults are equivalent. Equivalence of transistor faults is discussed in the following paper:

M.-L Flottes, C. Landrault and S. Provossoudovitch, "Fault Modeling and Fault Equivalence in CMOS Technology," *J. Electronic Testing: Theory and Applications*, vol. 2, pp. 229-241, August 1991.

(b) The following sequence of four vectors contains one vector pair for each fault in the above table:

11, 01, 11, 10

Notice that this sequence also detects all single stuck-at faults in the logic model of the NAND gate.

(c) A stuck-at fault in a signal affects two transistors in the two-input NAND gate. For example, the fault A s-a-1 will mean that N1 remains permanently shorted (N1-ssh) and P1 remains permanently open (P1-sop). The following table gives all equivalences:

Stuck-at fault	Equivalent transistor faults
A s-a-1	N1-ssh and P1-sop
B s-a-1	N1-ssh and P2-sop
C s-a-1	(P1-ssh or P2-ssh) and (N1-sop or N2-sop)
A s-a-0	N1-sop and P1-ssh
B s-a-0	N2-sop and P2-ssh
C s-a-0	N1-ssh, N2-ssh, P1-sop and P2-sop

Notice that the three equivalent faults, A s-a-0, B s-a-0 and C s-a-0, are actually caused by different faulty transistors. They are detected by the same test (11).

3. (10 points) Show that the two faults a s-a-0 and c s-a-1 are equivalent in the circuit of figure 2.

Faulty functions for the circuit of Figure 4.6 corresponding to the two faults after logical simplification are:

$$\begin{aligned} m(a\ s - a - 0) &= b + d \\ n(a\ s - a - 0) &= b \oplus d \end{aligned} \tag{1}$$

(2)

$$\begin{aligned} m(c\ s - a - 1) &= b + d \\ n(c\ s - a - 1) &= b \oplus d \end{aligned} \tag{3}$$

The two faulty functions are indistinguishable and hence **the two faults are equivalent.**

4. (30 points) For this problem you will use the circuit given in Figure 3.
- (a) The Table 1 gives a fault list for the circuit of Figure 3, after structural fault collapsing. Fill in the blanks with equivalent fault sets for each listed fault. (Validity check: the total number of faults in table should be 40)
- (b) Assume that you are applying exhaustive test set for the circuit in Figure 3. In the Table 2, mark all the faults that are detected by each vector. Note that only the collapsed faults are listed in Table 2. *For this problem you are allowed to use fault simulator (SFSP) of TESTCAD toolset*
- (c) From the cover table of (b),
- i. find minimum number of vectors that detect all detectable faults.
At least 4 vector is required to detect all detectable faults.
 - ii. list a minimum test set.
There are 4 essential vectors, that are

0111, 1001, 1010, 1111

to detect all detectable faults. There are however a few faults 6/1, 7/1, 15/1 and 12/0 and their equivalent faults that are undetectable.


5. (10 points) (Bushnell and Agrawal) Problem 4.11
- (a) The given circuit is shown below with fault sites marked with numbers. The number of potential fault sites is 18.

Fault	List all equivalent Faults
1/1	\emptyset
9/0	1/0, 5/0
9/1	\emptyset
5/1	\emptyset
2/0	\emptyset
2/1	\emptyset
10/0	6/0, 7/0
6/1	\emptyset
7/1	\emptyset
3/0	\emptyset
3/1	\emptyset
11/0	\emptyset
11/1	4/0, 8/0
8/1	\emptyset
4/1	\emptyset
17/1	14/0, 15/0
14/1	\emptyset
15/1	10/1, 12/1
12/0	\emptyset
18/1	16/0
19/0	13/1
19/1	13/0
20/0	\emptyset
20/1	16/1, 17/0, 18/0

Table 1: Table for problem 4(a)

1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
3	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
1/1					x	x	x	x								
9/0													x	x	x	x
9/1	x	x	x	x	x	x	x	x	x	x	x	x				
5/1									x	x	x	x				
2/0													x	x	x	x
2/1									x	x	x	x				
10/0																x
6/1																
7/1																
3/0				x				x				x				
3/1		x				x				x						
11/0	x	x	x		x	x	x		x	x	x		x	x		
11/1				x				x				x				
8/1		x				x				x				x		
4/1			x				x				x					
17/1																x
14/1								x								
15/1																
12/0																
18/1	x	x	x		x	x	x		x	x	x					
19/0	x	x	x	x	x	x	x	x	x	x	x	x				
19/1													x	x	x	x
20/0	x	x	x		x	x	x		x	x	x		x	x	x	x
20/1				x				x				x				

Table 2: Table for problem 4(b)



Circuit for Problem 4.11.

(b) The figure shows deletion of equivalent faults using an output to input pass. Of the 36 faults, 20 remain, giving a collapse ratio $20/36 = 0.56$.

(c) Checkpoint lines are shown in boldface numbers. These are three PIs and six fanout branches. Notice that a single input gate (inverter) is treated as continuation of its input line. Thus, line 2 is assumed to fanout to 5, 12 and 13. There are nine checkpoints and 18 checkpoint faults. Further, s-a-0 faults on lines 6 and 12 are equivalent and any one of them can be chosen. Similarly, s-a-0 faults on 7 and 13 are equivalent, and so are s-a-0 on 5 and s-a-1 on 8. Thus, the set of fault set is reduced to 15, giving a collapse ratio $15/36 = 0.42$.

6. (10 points) (Bushnell and Agrawal) Problem 4.12. Please use the definition given in the text (Definition 4.7 on page 78) for checkpoints in a circuit. Note : For those who have older version of text, the definition of check point is slightly modified as follows. *Checkpoints : Primary inputs and fanout branches of a combinational circuit consisting only of BOOLEAN gates are called the checkpoints.* Thus, expend XOR gate as in Figure 4.9 in the text.

(Bushnell and Agrawal) Problem 4.12. Please use the corrected version of the Definition 4.7 (page 78) in the text for checkpoints in a circuit. The corrected version (also discussed in class) can be found via the link shown for the corrections in the course web page. The correction link URL is

<http://www.ece.wisc.edu/~va/BOOK/corrections>


Once, you see the corrected version of the definition, you will need to know the gate level realization of the Exclusive OR circuit. Use the gate level realization of the Exclusive OR shown in Figure 4.9 of the text. Thus, in the new circuit, with Exclusive

OR replaced with its gate equivalent realization, the lines d and e will have fanouts. Label these fanout signals as $d1, d2, e1, e2$. The signals $d1$ and $e2$ will feed the AND gates and $d2$ and $e1$ will be inputs to the NOT gates.

(a) Checkpoints are defined for the signals in a combinational circuit. These signals are the interconnects between Boolean gates, a fact not always explicitly stated. To avoid ambiguity, the definition on page 78 of the book should read as:

Definition 4.7 Checkpoints. *Primary inputs and fanout branches of a combinational circuit consisting only of Boolean gates are called the checkpoints.*

To find checkpoints of the circuit of Figure 4.12, we must replace the exclusive-OR (XOR) function by a primitive Boolean gate implementation. AND, OR, NAND, NOR and NOT are called the *primitive* Boolean gates. Functions such as XOR are sometimes referred to as *complex* gates. In the following figure, we have assumed one such implementation. Our result is, therefore, based on this assumption. Other implementations of the XOR function are possible and can give a different set of checkpoints.



There are nine checkpoints in this circuit. These include three primary inputs, a, b and c , and six fanout branches, $d1, d2, f, e1, e2$ and g . The checkpoint fault set consists of eighteen faults – s-a-0 and s-a-1 faults on the nine lines.


Notice that lines d and e of the original circuit are not checkpoints. If we did not model the XOR block with Boolean gates, then those lines will appear to be checkpoints, whose number will be fourteen. However, detection of those faults will not guarantee detection of faults on the fanouts that are internal to the XOR block. Considering the Boolean gate structure, a fault on d corresponds to a simultaneous (multiple) fault on $d1$ and $d2$ and, in general, the detection of a multiple fault is not equivalent to detection of the component faults.

(b) We evaluate the output function k corresponding to the two faults:

$$k(d\ s - a - 0) = \bar{c} + \bar{b} + \overline{a + b}$$

$$\begin{aligned}
 &= \bar{c} + \bar{b} + ab \\
 k(gs - a - 1) &= \bar{c} + \overline{ab + \bar{a}b} + a \\
 &= \bar{c} + \bar{a}\bar{b} + a
 \end{aligned}$$

The two faulty functions are shown by Karnaugh maps below. In both cases, the functions have exactly one false minterm, $\bar{a}bc$. **Since the two faulty functions are identical the corresponding faults are equivalent.**



Note: this type of fault equivalence is functional and is often difficult to find by typical fault analysis tools, which rely on structurally identifiable equivalences.

7. (10 points) (Bushnell and Agrawal) Problem 5.25

Since the size of fault population ($N_p = 10^5$) is very large compared to the sample size ($N_s = 4,000$), we use the approximation of Equation 5.5 (page 123 in the book.)

$$\text{Sample coverage, } x = \frac{3,900}{4,000} = 0.975$$

Using Equation 5.8 (see page 123 in the book), we get

$$\begin{aligned}
 3\sigma \text{ coverage estimate} &= x \pm \frac{4.5}{N_s} \sqrt{1 + 0.44N_s x(1-x)} \\
 &= 0.975 \pm \frac{4.5}{4,000} \sqrt{1 + 0.44 \times 4,000 \times 0.975 \times 0.025} \\
 &= 0.975 \pm 0.0075 \text{ or } 97.50 \pm 0.75 \text{ percent}
 \end{aligned}$$