University of Wisconsin-Madison Skip navigationUW-Madison Home PageMy UW-MadisonSearch UW
 

 
Department of Electrical and Computer Engineering


PROJECT

The Project

Memory Delay-Locked_Loop Ring (mdlring) (zip)
***NEW*** Updated Memory Interface (use at your own risk)
Note: You must disable global routing for the 'dll_reset_b' signal (use Solution 1).

Memory Interface Description

SRAM Functional Module

Project Grading Spreadsheet (xls)

ECE554 Countdown (ppt)(pdf, 4 slides/page)


 
Electrical and Computer Engineering | UW Home