Figure 1: Control flow graph for sample execution in multiscalar paradigm
Figure 2: The Overall architecture of the simulator
Figure 3: Performance degradation and IPC in a static re-execution scheme for different re-execution PEs and constant primary PEs.
Figure 5: Performance degradation in dynamic re-execution schemes for different number of total processing units.